I hereby certify that this correspondence is being deposited in the United States Postal Services as First Class Mail in an envelope address to:

Assistant Commissioner for Patents

Washington D.C. 2023

Attorney for Applicants

Date: 17 December 2002

Entitled:

RECEIVED

DEC 27 2002

TECHNOLOGY CENTER 2800

PATENT

Attorney Docket No.: DB000575-012

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

| Applicant(s): | Keeth, et al. |) | | |
|---------------|----------------|-----|-----------|--------------|
| | |) | Examiner: | Anh Quan Tra |
| Serial No.: | 09/885,217 |) | | |
| | |) | Art Unit: | 2816 |
| Filed: | 22 August 2001 | .) | | |
| | · · | • | | |

256 MEG DYNAMIC RANDOM ACCESS MEMORY

RESPONSE

In response to the Office action mailed 17 October 2002, Applicant submits the following response:

Remarks

Claim 223 stands rejected under 35 U.S.C. § 102(b) as being anticipated by Morishita et al. (US Pat. No.: 5,757,175). Specifically, the Examiner states that in figures 17 and 19 Morishita discloses (among others) "a unity gain amplifier (CMP, DT) responsive to the reference signal for producing the reference voltage." Because the relevant date for Morishita as prior art under §102(b) is after the above-identified application's earliest priority date, applicants treat this rejection as though it was based on §102(e).

In the claimed invention, a reference signal produced by the active voltage reference circuit (and available at node 232) is input into a unity gain amplifier 238. The unity gain amplifier produces a regulated reference voltage V_{ref} which is made available at the output terminal 240. (See specification pages 95 – 96, and FIGS. 36A1 – 36A3.)

In contrast to the claimed invention, Morishita discloses comparing a reference voltage V_{ref} and an internal power supply voltage INV_{cc} with a comparator (CMP). The output of the